


#6A
9/12/02
amr



09/808,750

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

PATENT

RECEIVED

SEP - 5 2002
TECHNOLOGY CENTER 2800

Applicant: Huy Thanh Vo
Serial No.: 09/808,750
Filed: March 15, 2001
Title: DEVICE AND METHOD TO REDUCE WORDLINE RC TIME CONSTANT
IN SEMICONDUCTOR MEMORY DEVICES

Examiner: Son Mai
Group Art Unit: 2818
Docket: 303.723US1

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Commissioner for Patents
Washington, D.C. 20231

Applicant has reviewed the Office Action mailed on May 22, 2002. Please amend the above-identified patent application as follows.

IN THE DRAWINGS

Enclosed is a copy of Figures 1-4 of the drawings showing the following proposed amendments to Figures 1-4 in red ink. Figures 1-4 have been labeled prior art as suggested by the Examiner. However, Applicant respectfully submits that devices in Figures 1-4 illustrate devices that may be included with novel embodiments of Applicant's invention to form novel systems.

IN THE CLAIMS

Please substitute the claim set in the appendix entitled Clean Version of Pending Claims for the previously pending claim set. The substitute claim set is intended to reflect amendment of previously pending claims 1, 8, 15, 19, 26, 30, 37, 42, 45, and 49. The specific amendments to individual claims are detailed in the following marked up set of claims.

1. (Amended) A memory array, comprising:
 - a number of memory cells having a first source/drain region and a second source/drain region and a gate region;
 - a number of source lines coupled to the first source/drain region of at least one memory cell;
 - a number of bit lines coupled to the second source/drain region of at least one memory